Add Tier 3 Thumb-mode targets for Armv7-A, Armv7-R and Armv8-R #150556

thejpster · 2025-12-31T22:00:59Z

We currently have targets for bare-metal Armv7-R, Armv7-A and Armv8-R, but only in Arm mode. This PR adds five new targets enabling bare-metal support on these architectures in Thumb mode.

This has been tested using https://github.com/rust-embedded/aarch32/compare/main...thejpster:aarch32:support-thumb-mode-v7-v8?expand=1 and they all seem to work as expected.

However, I wasn't sure what to do with the maintainer lists as these are five new targets, but they share the docs page with the existing Arm versions. I can ask the Embedded Devices WG Arm Team about taking on these ones too, but whether Arm themselves want to take them on I guess is a bigger question.

rustbot · 2025-12-31T22:01:02Z

Some changes occurred in src/doc/rustc/src/platform-support

cc @Noratrieb

These commits modify compiler targets.
(See the Target Tier Policy.)

rustbot · 2025-12-31T22:01:05Z

r? @fee1-dead

rustbot has assigned @fee1-dead.
They will have a look at your PR within the next two weeks and either review your PR or reassign to another reviewer.

Use r? to explicitly pick a reviewer

fee1-dead · 2026-01-01T02:51:26Z

@rustbot reroll

rustbot · 2026-01-01T17:16:31Z

This PR was rebased onto a different main commit. Here's a range-diff highlighting what actually changed.

Rebasing is a normal part of keeping PRs up to date, so no action is needed—this note is just to help reviewers.

lcnr · 2026-01-19T10:29:51Z

wooops, sry

@bors compiler

rust-bors · 2026-01-19T10:29:56Z

Unknown command "compiler". Run @bors help to see available commands.

lcnr · 2026-01-19T10:30:03Z

@rustbot reroll

compiler/rustc_target/src/spec/targets/armv7a_none_eabi.rs

compiler/rustc_target/src/spec/targets/armv7a_none_eabihf.rs

compiler/rustc_target/src/spec/targets/armv7a_none_eabi.rs

compiler/rustc_target/src/spec/targets/armv7r_none_eabi.rs

compiler/rustc_target/src/spec/targets/thumbv7a_none_eabi.rs

src/doc/rustc/src/platform-support/armv7a-none-eabi.md

thejpster · 2026-01-22T20:51:57Z

@petrochenkov - I've updated the docs as requested.

petrochenkov · 2026-01-23T10:26:19Z

Thanks!
@bors r+

rust-bors · 2026-01-23T10:26:22Z

📌 Commit fa526c4 has been approved by petrochenkov

It is now in the queue for this repository.

…umbv8r, r=petrochenkov Add Tier 3 Thumb-mode targets for Armv7-A, Armv7-R and Armv8-R We currently have targets for bare-metal Armv7-R, Armv7-A and Armv8-R, but only in Arm mode. This PR adds five new targets enabling bare-metal support on these architectures in Thumb mode. This has been tested using https://github.com/rust-embedded/aarch32/compare/main...thejpster:aarch32:support-thumb-mode-v7-v8?expand=1 and they all seem to work as expected. However, I wasn't sure what to do with the maintainer lists as these are five new targets, but they share the docs page with the existing Arm versions. I can ask the Embedded Devices WG Arm Team about taking on these ones too, but whether Arm themselves want to take them on I guess is a bigger question.

@ghost

…uwer Rollup of 3 pull requests Successful merges: - #150556 (Add Tier 3 Thumb-mode targets for Armv7-A, Armv7-R and Armv8-R) - #151065 (abi: add a rust-preserve-none calling convention) - #151505 (Various refactors to the proc_macro bridge) r? @ghost

…umbv8r, r=petrochenkov Add Tier 3 Thumb-mode targets for Armv7-A, Armv7-R and Armv8-R We currently have targets for bare-metal Armv7-R, Armv7-A and Armv8-R, but only in Arm mode. This PR adds five new targets enabling bare-metal support on these architectures in Thumb mode. This has been tested using https://github.com/rust-embedded/aarch32/compare/main...thejpster:aarch32:support-thumb-mode-v7-v8?expand=1 and they all seem to work as expected. However, I wasn't sure what to do with the maintainer lists as these are five new targets, but they share the docs page with the existing Arm versions. I can ask the Embedded Devices WG Arm Team about taking on these ones too, but whether Arm themselves want to take them on I guess is a bigger question.

@ghost

…uwer Rollup of 7 pull requests Successful merges: - #149848 (Use allocator_shim_contents in allocator_shim_symbols) - #150556 (Add Tier 3 Thumb-mode targets for Armv7-A, Armv7-R and Armv8-R) - #151259 (Fix is_ascii performance regression on AVX-512 CPUs when compiling with -C target-cpu=native) - #151482 (Add "Skip to main content" link for keyboard navigation in rustdoc) - #151505 (Various refactors to the proc_macro bridge) - #151517 (Enable reproducible binary builds with debuginfo on Linux) - #151540 (Tweak bounds check in `DepNodeColorMap.get`) r? @ghost

…umbv8r, r=petrochenkov Add Tier 3 Thumb-mode targets for Armv7-A, Armv7-R and Armv8-R We currently have targets for bare-metal Armv7-R, Armv7-A and Armv8-R, but only in Arm mode. This PR adds five new targets enabling bare-metal support on these architectures in Thumb mode. This has been tested using https://github.com/rust-embedded/aarch32/compare/main...thejpster:aarch32:support-thumb-mode-v7-v8?expand=1 and they all seem to work as expected. However, I wasn't sure what to do with the maintainer lists as these are five new targets, but they share the docs page with the existing Arm versions. I can ask the Embedded Devices WG Arm Team about taking on these ones too, but whether Arm themselves want to take them on I guess is a bigger question.

@ghost

Rollup of 6 pull requests Successful merges: - #149848 (Use allocator_shim_contents in allocator_shim_symbols) - #150556 (Add Tier 3 Thumb-mode targets for Armv7-A, Armv7-R and Armv8-R) - #151259 (Fix is_ascii performance regression on AVX-512 CPUs when compiling with -C target-cpu=native) - #151482 (Add "Skip to main content" link for keyboard navigation in rustdoc) - #151505 (Various refactors to the proc_macro bridge) - #151517 (Enable reproducible binary builds with debuginfo on Linux) r? @ghost

…umbv8r, r=petrochenkov Add Tier 3 Thumb-mode targets for Armv7-A, Armv7-R and Armv8-R We currently have targets for bare-metal Armv7-R, Armv7-A and Armv8-R, but only in Arm mode. This PR adds five new targets enabling bare-metal support on these architectures in Thumb mode. This has been tested using https://github.com/rust-embedded/aarch32/compare/main...thejpster:aarch32:support-thumb-mode-v7-v8?expand=1 and they all seem to work as expected. However, I wasn't sure what to do with the maintainer lists as these are five new targets, but they share the docs page with the existing Arm versions. I can ask the Embedded Devices WG Arm Team about taking on these ones too, but whether Arm themselves want to take them on I guess is a bigger question.

@ghost

Rollup of 8 pull requests Successful merges: - #150556 (Add Tier 3 Thumb-mode targets for Armv7-A, Armv7-R and Armv8-R) - #151346 (add `simd_splat` intrinsic) - #151500 (hexagon: Add HVX target features) - #151505 (Various refactors to the proc_macro bridge) - #151517 (Enable reproducible binary builds with debuginfo on Linux) - #151482 (Add "Skip to main content" link for keyboard navigation in rustdoc) - #151489 (constify boolean methods) - #151551 (Don't use default build-script fingerprinting in `test`) r? @ghost

…umbv8r, r=petrochenkov Add Tier 3 Thumb-mode targets for Armv7-A, Armv7-R and Armv8-R We currently have targets for bare-metal Armv7-R, Armv7-A and Armv8-R, but only in Arm mode. This PR adds five new targets enabling bare-metal support on these architectures in Thumb mode. This has been tested using https://github.com/rust-embedded/aarch32/compare/main...thejpster:aarch32:support-thumb-mode-v7-v8?expand=1 and they all seem to work as expected. However, I wasn't sure what to do with the maintainer lists as these are five new targets, but they share the docs page with the existing Arm versions. I can ask the Embedded Devices WG Arm Team about taking on these ones too, but whether Arm themselves want to take them on I guess is a bigger question.

@ghost

Rollup of 8 pull requests Successful merges: - #150556 (Add Tier 3 Thumb-mode targets for Armv7-A, Armv7-R and Armv8-R) - #151500 (hexagon: Add HVX target features) - #151505 (Various refactors to the proc_macro bridge) - #151517 (Enable reproducible binary builds with debuginfo on Linux) - #151482 (Add "Skip to main content" link for keyboard navigation in rustdoc) - #151489 (constify boolean methods) - #151551 (Don't use default build-script fingerprinting in `test`) - #151555 (Fix compilation of std/src/sys/pal/uefi/tests.rs) r? @ghost

…umbv8r, r=petrochenkov Add Tier 3 Thumb-mode targets for Armv7-A, Armv7-R and Armv8-R We currently have targets for bare-metal Armv7-R, Armv7-A and Armv8-R, but only in Arm mode. This PR adds five new targets enabling bare-metal support on these architectures in Thumb mode. This has been tested using https://github.com/rust-embedded/aarch32/compare/main...thejpster:aarch32:support-thumb-mode-v7-v8?expand=1 and they all seem to work as expected. However, I wasn't sure what to do with the maintainer lists as these are five new targets, but they share the docs page with the existing Arm versions. I can ask the Embedded Devices WG Arm Team about taking on these ones too, but whether Arm themselves want to take them on I guess is a bigger question.

@ghost

…uwer Rollup of 8 pull requests Successful merges: - #150556 (Add Tier 3 Thumb-mode targets for Armv7-A, Armv7-R and Armv8-R) - #151259 (Fix is_ascii performance regression on AVX-512 CPUs when compiling with -C target-cpu=native) - #151500 (hexagon: Add HVX target features) - #151517 (Enable reproducible binary builds with debuginfo on Linux) - #151482 (Add "Skip to main content" link for keyboard navigation in rustdoc) - #151489 (constify boolean methods) - #151551 (Don't use default build-script fingerprinting in `test`) - #151555 (Fix compilation of std/src/sys/pal/uefi/tests.rs) r? @ghost

Rollup merge of #150556 - thejpster:add-thumbv7a-thumbv7r-thumbv8r, r=petrochenkov Add Tier 3 Thumb-mode targets for Armv7-A, Armv7-R and Armv8-R We currently have targets for bare-metal Armv7-R, Armv7-A and Armv8-R, but only in Arm mode. This PR adds five new targets enabling bare-metal support on these architectures in Thumb mode. This has been tested using https://github.com/rust-embedded/aarch32/compare/main...thejpster:aarch32:support-thumb-mode-v7-v8?expand=1 and they all seem to work as expected. However, I wasn't sure what to do with the maintainer lists as these are five new targets, but they share the docs page with the existing Arm versions. I can ask the Embedded Devices WG Arm Team about taking on these ones too, but whether Arm themselves want to take them on I guess is a bigger question.

rustbot assigned fee1-dead Dec 31, 2025

rustbot assigned lcnr and unassigned fee1-dead Jan 1, 2026

This comment was marked as resolved.

Sign in to view

thejpster force-pushed the add-thumbv7a-thumbv7r-thumbv8r branch from a338091 to a556210 Compare January 1, 2026 17:16

rustbot assigned petrochenkov and unassigned lcnr Jan 19, 2026

petrochenkov reviewed Jan 19, 2026

View reviewed changes

petrochenkov added S-waiting-on-author Status: This is awaiting some action (such as code changes or more information) from the author. and removed S-waiting-on-review Status: Awaiting review from the assignee but also interested parties. labels Jan 19, 2026

This comment has been minimized.

Sign in to view

thejpster added 3 commits January 22, 2026 18:37

Rationalise the Armv7-A, Armv7-R and Armv8-R bare-metal target configs

5dd7c0b

Add Thumb-mode targets for Armv7-R, Armv7-A and Armv8-R.

96647dd

Update SUMMARY.md too

fb05cac

thejpster force-pushed the add-thumbv7a-thumbv7r-thumbv8r branch from 809a1a5 to fb05cac Compare January 22, 2026 18:37

thejpster added 3 commits January 22, 2026 20:48

Ensure armv7a-none-eabi.md mentions all four targets

0a2bb4b

Ensure armv7r-none-eabi.md mentions all four targets

19d1be5

Update armv8r-none-eabi.md - note both targets are hardfloat

fa526c4

thejpster force-pushed the add-thumbv7a-thumbv7r-thumbv8r branch from 75afffe to fa526c4 Compare January 22, 2026 20:51

petrochenkov added the S-waiting-on-review Status: Awaiting review from the assignee but also interested parties. label Jan 23, 2026

rust-bors bot added S-waiting-on-bors Status: Waiting on bors to run and complete tests. Bors will change the label on completion. and removed S-waiting-on-review Status: Awaiting review from the assignee but also interested parties. labels Jan 23, 2026

JonathanBrouwer mentioned this pull request Jan 23, 2026

Rollup of 3 pull requests #151535

Closed

JonathanBrouwer mentioned this pull request Jan 23, 2026

Rollup of 4 pull requests #151542

Closed

JonathanBrouwer mentioned this pull request Jan 23, 2026

Rollup of 7 pull requests #151547

Closed

matthiaskrgr mentioned this pull request Jan 23, 2026

Rollup of 6 pull requests #151552

Closed

jhpratt mentioned this pull request Jan 24, 2026

Rollup of 8 pull requests #151562

Closed

jhpratt mentioned this pull request Jan 24, 2026

Rollup of 8 pull requests #151570

Closed

This was referenced Jan 24, 2026

Rollup of 9 pull requests #151574

Closed

Rollup of 8 pull requests #151575

Merged

rust-bors bot merged commit 42c3cae into rust-lang:main Jan 24, 2026
11 checks passed

rustbot added this to the 1.95.0 milestone Jan 24, 2026

madsmtm mentioned this pull request Jan 29, 2026

Update src/target/generated.rs rust-lang/cc-rs#1667

Merged

Uh oh!

Add Tier 3 Thumb-mode targets for Armv7-A, Armv7-R and Armv8-R #150556

Add Tier 3 Thumb-mode targets for Armv7-A, Armv7-R and Armv8-R #150556

Uh oh!

Conversation

thejpster commented Dec 31, 2025

Uh oh!

rustbot commented Dec 31, 2025

Uh oh!

rustbot commented Dec 31, 2025

Uh oh!

fee1-dead commented Jan 1, 2026

Uh oh!

This comment was marked as resolved.

rustbot commented Jan 1, 2026

Uh oh!

lcnr commented Jan 19, 2026

Uh oh!

rust-bors bot commented Jan 19, 2026

Uh oh!

lcnr commented Jan 19, 2026

Uh oh!

Uh oh!

Uh oh!

Uh oh!

Uh oh!

Uh oh!

Uh oh!

Uh oh!

This comment has been minimized.

thejpster commented Jan 22, 2026

Uh oh!

petrochenkov commented Jan 23, 2026

Uh oh!

rust-bors bot commented Jan 23, 2026

Uh oh!

Uh oh!

Reviewers

Assignees

Labels

Projects

Milestone

Development

Uh oh!

6 participants