collateral: include DKT revision 4 decode definitions#71
Merged
psurply merged 1 commit intointel:mainfrom Feb 19, 2026
Merged
Conversation
This patch introduces the `Darkmont` (DKT) project in the collateral tree of the Intel Crash Log tool. It includes the collateral for decoding `DKT` records with a revision value of 4. The collateral comprehends the decode definitions for the core and module registers. Signed-off-by: Rivas Paz, Jose L <jose.l.rivas.paz@intel.com>
jlrivasp
force-pushed
the
dev/collateral/dkt_4
branch
from
eeb68db to
0840867
Compare
Contributor
|
Thank you! |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
2 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
This patch introduces the
Darkmont(DKT) project in the collateral tree of the Intel Crash Log tool.It includes the collateral for decoding
DKTrecords with a revision value of 4. The collateral comprehends the decode definitions for the core and module registers.