In the current synth command there seem to be two distinct stages:
- Generate all IP core blocks
- Synthesise design
Is it possible to split the command into two? This first stage is parallel whilst the second is mostly single-threaded. By splitting the command, the build can be more easily load balanced within CI pipelines.